MIPS Addressing Modes

Data Movement Instructions

In these instructions, assume rs is a register that contains an address.

INSTRUCTION	SYNTAX	DESCRIPTION
Load Word		 → Go to the memory address stored in rs. → Get 4 bytes of data, starting from the memory address in rs → Load data into register rt → Register rs must be word aligned
Load Half		 → Go to the memory address stored in rs. → Get 2 bytes of data, starting from the memory address in rs → Load data into least significant 2 bytes of register rt → Sign extend to fill the rest of the bits in register rt → Register rs must be half word aligned
Load Half Unsigned		 → Go to the memory address stored in rs. → Get 2 bytes of data, starting from the memory address in rs → Load data into least significant 2 bytes of register rt → Zero extend to fill the rest of the bits in register rt → Register rs must be half word aligned
Load Byte		 → Go to the memory address stored in rs. → Get 1 byte of data → Load data into least significant byte of register rt → Sign extend to fill the rest of the bits in register rt
Load Byte Unsigned		 → Go to the memory address stored in rs. → Get 1 byte of data → Load data into least significant byte of register rt → Zero extend to fill the rest of the bits in register rt

© 2019, Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

INSTRUCTION	SYNTAX	DESCRIPTION
Store Word		→ Store data in rt starting at memory address rs→ Register rs must be word aligned
Store Half		 → Store least significant 2 bytes of data in rt starting at memory address rs → Register rs must be half word aligned
Store Byte		→ Store least significant byte of data in rt starting at memory address rs

Address	ing Modes
Ways of	accessing operands
1	
4	
5	
	are in registers.
e.g.	
<i>Immediat</i> Operand	te is a constant in the instruction.
Syntax: ˌ	
e.g	

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

Register	Indirect	/ Rase +	Offset /	Displacemen	+
Register	man ect .	/ Duse +	Ulisel /	Disblacemen	L

Register	Indirec	t

Memory address is contained in rs.

Syntax:			

What is the value of \$t0?		
ADDIU \$t1 \$zero 0x1010	ADDRESS	CONTENTS
LW \$t0 (\$t1)	0x1013	0xFE
\$t0 = 0x	0x1012	0xED
	0x1011	0xBA
	0x1010	0xBE
What is the value of \$t0?		
 ADDIU \$t6	ADDRESS	CONTENTS
LH \$t0 (\$t6)	0x1013	0xFE
\$t0 =	0x1012	0xED
	0x1011	0xBA
\$t0 = 0x	0x1010	0xBE

Base + Offset / Displacement

Syntax:	 	
Compute	 	 by summing
Effective address -		

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

Example, Base + Offset/Displacement					
What is the value of \$t0?					
 ADDIU \$t3	ADDRESS		CONTEN	ITS	
LH \$t0 2(\$t3)	0x1013		0xFE		
effective address:	0x1012		0xED		
	0×1011		0xBA		
\$t0 =	0x1010		0xBE		
\$t0 = 0x	-				
What is the value of \$t0?					
ADDIU \$t7 \$zero 0x1014	ADDRESS		CONTEN	ITS	
LHU \$t0 -4(\$t7)	0x1013	0x1013		0xFE	
effective address:	0x1012	0x1012		0xED	
	0x1011		0xBA		
\$t0 =	0x1010		0xBE		
\$t0 = 0x	-				
What does memory look like after these					
instructions?	ADDRESS	CONTE	NTS		
ADDIU \$t5 \$zero 0x1015 ADDIU \$t0 \$zero 0x1234		BEFORE		AFTER	
SH \$t0 -3(\$t5)	0x1015	0x87			
effective address:	0x1014	0x65			
	0x1013	0xFE			
Is there a memory alignment error?	0×1012	0xED			
	0x1011	0xBA			
	0x1010	0xBE			

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

What does memory look like after these				
instructions?	ADDRESS	CONTENTS		
ADDIU \$t2 \$zero 0x1012 ADDIU \$t0 \$zero 0xEFAA		BEFORE	AFTER	
SB \$t0 1(\$t2)	0x1015	0x87		
effective address:	0x1014	0x65		
	0x1013	0xFE		
Is there a memory alignment error?	0x1012	0xED		
	0x1011	0xBA		
	0x1010	0xBE		
What does memory look like after these				
instructions?	ADDRESS	CONTENTS		
ADDIU \$t4		BEFORE	AFTER	
SW \$t0 -3(\$t4)	0x1015	0x87		
effective address:	0x1014	0x65		
	0x1013	0xFE		
Is there a memory alignment error?	0x1012	0xED		
	0x1011	0xBA		
	0x1010	0xBE		

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

Example What is in \$t0 aft	er the following	g instructions? Assume l	Little endian memory storage		
1: ori \$t0 \$zero 0xA5C11000 2: addi \$t1 \$zero 0x10000 3: sw \$t0 (\$t1)		4: lb \$t0 1 5: sh \$t0 2 6: lw \$t0	(\$t1)		
ori \$t0 \$zero 0xA5	C11000	lb \$t0 1(\$t1)			
\$t0:		\$t0:			
\$t1:		\$t1:			
ADDRESS	CONTENTS	ADDRESS	CONTENTS		
addi \$t1 \$zero 0x10	0010000	sh \$t0 2(\$t1)			
\$t0:		\$t0:	\$t0:		
\$t1:	_	\$t1:			
ADDRESS	CONTENTS	ADDRESS	CONTENTS		
sw \$t0 (\$t1)		lw \$t0 (\$t1)			
\$t0:		\$t0:			
\$t1:		\$t1:			
ADDRESS	CONTENTS	ADDRESS	CONTENTS		

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

Exami	ρl	ϵ

The	following	program	ı is e	executed.	What	is	the	state	of	memory	and	registers	after
each	instructi	ion? If	unkno	own, write	e (;,	Ass	ume	little	er	ndian m	emory	storage.	

1: li \$t1 0x100100 2: li \$t0 0xC0FFEE 3: sw \$t0 (\$t1)	904 EEE	4: lb \$t0 3(\$t1) 5: sh \$t0 2(\$t1) 6: lw \$t0 (\$t1)	
li \$t1 0x10010004		lb \$t0 3(\$t1)	
\$t0:		\$t0:	
\$t1:		\$t1:	
ADDRESS	CONTENTS	ADDRESS	CONTENTS
li \$t0 0xC0FFEEEE		sh \$t0 2(\$t1)	
\$t0:		\$t0:	
\$t1:		\$t1:	
ADDRESS	CONTENTS	ADDRESS	CONTENTS
sw \$t0 (\$t1)		lw \$t0 (\$t1)	
\$t0:		\$t0:	
\$t1:		\$t1:	
ADDRESS	CONTENTS	ADDRESS	CONTENTS

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

PC-Relative	
Used in branch instructions.	
Branch target address:	
Offset:	
The branch instruction address and branch targ	
So, the offset will always be	
e.g	
The least significant 2 bits of the offset	
Sa	
So,	
Instruction Format	

 $[\]odot$ 2019, Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you :)

 $\bigcirc \bigcirc \bigcirc$

Bkpt Address

Text Segment

Source

Example: Encode BNE \$t0 \$t1 LOOP

Code

Basic

0×00400000	0x24080000 ADD	IU \$8,\$0,0x000	00000	3:	ADDIU	\$t0	\$zero	0
0×00400004	0x24090002 ADD				ADDIU			
0×00400008	0x00000000 NOP			6: L0	00P: NOP			
0x0040000c	0x25080001 ADD	IU \$8,\$8,0x000	00001	7:	ADDIU	\$t0	\$t0	1
	0x1509fffd BNE	\$8,\$9,0xfffff	ffd	8:	BNE	\$t0	\$t1	L00P
0x00400014	0×00000000 NOP		1	L 0:	NOP			
								//
Instruction Form	<u>nat</u>							
Opcode for BNE:		Rs:			F	Rt:		
Determine offset	<u> </u>							
Determine offse	<u>L</u>							
Branch instruct:	ion address:							
Di dilett inser dee.	ton address.							
Branch target a	ddress (BTA):							
Station carge at	za. 235 (2171) .							
Calculate offset	t:							
To encode in ins	struction, rem	nove last 2 bi	its fo	r im	mediate val	Lue:		
			İ					
								<u>'</u>

^{© 2019,} Rebecca Rashkin - This document may be copied, redistributed, transformed, or built upon in any format for **educational**, non-commercial purposes. Please give me appropriate credit should you choose to modify this resource. Thank you:)

Pseudo Direct

Used in jump instructions

|--|

jump target address = ______